aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_display.c
AgeCommit message (Expand)AuthorFilesLines
2025-12-04Merge tag 'drm-next-2025-12-05' of https://gitlab.freedesktop.org/drm/kernelLinus Torvalds1-1/+4
2025-12-04drm/i915/color: Enable Plane Color PipelinesUma Shankar1-1/+4
2025-12-04Merge tag 'drm-next-2025-12-03' of https://gitlab.freedesktop.org/drm/kernelLinus Torvalds1-146/+216
2025-11-25drm/i915/psr: Reject async flips when selective fetch is enabledVille Syrjälä1-0/+8
2025-11-12drm/i915: Pass drm_format_info into plane->max_stride()Ville Syrjälä1-3/+6
2025-11-12drm/i915: Introduce intel_dumb_fb_max_stride()Ville Syrjälä1-5/+12
2025-11-11drm/i915/de: Include units in intel_de_wait*() function namesVille Syrjälä1-2/+2
2025-11-11Merge drm/drm-next into drm-intel-nextJani Nikula1-0/+1
2025-11-07Merge tag 'drm-misc-next-2025-11-05-1' of https://gitlab.freedesktop.org/drm/...Dave Airlie1-0/+1
2025-11-06drm/i915/xe3p_lpd: Drop support for interlace modeAnkit Nautiyal1-6/+8
2025-11-01drm/i915/ltphy: Define the LT Phy state compare functionSuraj Kandpal1-1/+32
2025-10-31drm/i915/display: switch to intel_display_utils.hJani Nikula1-1/+0
2025-10-31drm/i915/display: add intel_display_vtd_active()Jani Nikula1-5/+3
2025-10-31drm: include drm_print.h where neededJani Nikula1-0/+1
2025-10-30drm/i915/display: Enable/disable casfNemesa Garg1-0/+26
2025-10-30drm/i915/display: Set and get the casf configNemesa Garg1-0/+7
2025-10-30drm/i915/display: Configure the second scalerNemesa Garg1-1/+3
2025-10-25drm/i915/vrr: Move HAS_VRR() check into intel_vrr_set_transcoder_timings()Ville Syrjälä1-2/+1
2025-10-24drm/i915/lrr: Include SCL in lrr_params_changed()Ville Syrjälä1-5/+8
2025-10-24drm/i915/vrr: Fix intel_vrr_always_use_vrr_tg()==true on TGLVille Syrjälä1-0/+6
2025-10-17drm/i915/dp_mst: Recompute all MST link CRTCs if DSC gets enabled on the linkImre Deak1-1/+1
2025-10-17drm/i915: Compute per-crtc min_cdclk earlierVille Syrjälä1-0/+3
2025-10-16drm/i915: Reject modes with linetime > 64 usecVille Syrjälä1-0/+8
2025-10-16drm/i915/display: Prepare for vblank_delay for LRRAnkit Nautiyal1-2/+8
2025-10-16drm/i915/vrr: s/intel_vrr_compute_config_late/intel_vrr_compute_guardbandAnkit Nautiyal1-2/+2
2025-10-16drm/i915/display: Move intel_dpll_crtc_compute_clock earlyAnkit Nautiyal1-2/+2
2025-10-11drm/i915/cdclk: Hide intel_modeset_calc_cdclk()Ville Syrjälä1-18/+4
2025-10-11drm/i915: Introduce intel_calc_enabled_pipes()Ville Syrjälä1-0/+17
2025-10-11drm/i915/cdclk: Decouple cdclk from state->modesetVille Syrjälä1-6/+8
2025-10-11drm/i915/bw: Skip the bw_state->active_pipes update if no pipe is changing it...Ville Syrjälä1-1/+1
2025-09-25drm/i915/dsb: s/intel_dsb_wait_vblank_delay/intel_dsb_wait_for_delayed_vblankAnkit Nautiyal1-1/+1
2025-09-25drm/i915/display: Add set_context_latency to crtc_stateAnkit Nautiyal1-18/+38
2025-09-25drm/i915/psr: s/intel_psr_min_vblank_delay/intel_psr_min_set_context_latencyAnkit Nautiyal1-1/+1
2025-09-18drm/i915/vrr: Move the TGL SCL mangling of vmin/vmax/flipline deeperVille Syrjälä1-0/+4
2025-09-18drm/i915/vrr: Store guardband in crtc state even for icl/tglVille Syrjälä1-0/+1
2025-09-18drm/i915/vrr: Readout framestart_delay earlierVille Syrjälä1-9/+9
2025-09-17drm/i915: split out vlv_clock.[ch]Jani Nikula1-74/+0
2025-09-17drm/i915: move hpll and czclk caching under displayJani Nikula1-11/+11
2025-09-17drm/i915: log HPLL frequency similar to CZCLKJani Nikula1-0/+2
2025-09-17drm/i915: remove intel_update_czclk() as unnecessaryJani Nikula1-13/+3
2025-09-17drm/i915: remove vlv_get_cck_clock_hpll()Jani Nikula1-9/+4
2025-09-17drm/i915: cache the results in vlv_clock_get_hpll_vco() and use it moreJani Nikula1-16/+11
2025-09-17drm/i915: rename vlv_get_hpll_vco() to vlv_clock_get_hpll_vco()Jani Nikula1-3/+3
2025-09-17drm/i915: make vlv_get_cck_clock() staticJani Nikula1-2/+2
2025-09-17drm/i915: add vlv_clock_get_cdclk()Jani Nikula1-0/+6
2025-09-17drm/i915: make vlv_get_cck_clock_hpll() staticJani Nikula1-2/+2
2025-09-17drm/i915: add vlv_clock_get_hrawclk()Jani Nikula1-0/+6
2025-09-17drm/i915: add vlv_clock_get_czclk()Jani Nikula1-6/+14
2025-09-17drm/i915: add vlv_clock_get_gpll()Jani Nikula1-0/+8
2025-09-17drm/i915: do cck get/put inside vlv_get_cck_clock()Jani Nikula1-4/+3
generated by cgit