aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display
AgeCommit message (Expand)AuthorFilesLines
2025-12-13Merge tag 'drm-next-2025-12-13' of https://gitlab.freedesktop.org/drm/kernelLinus Torvalds1-4/+7
2025-12-09drm/i915/fbdev: Hold runtime PM ref during fbdev BO creationDibin Moolakadan Subrahmanian1-4/+7
2025-12-04Merge tag 'drm-next-2025-12-05' of https://gitlab.freedesktop.org/drm/kernelLinus Torvalds13-2/+747
2025-12-04drm/i915/color: Enable Plane Color PipelinesUma Shankar2-1/+25
2025-12-04drm/i915/color: Add 3D LUT to color pipelineChaitanya Kumar Borah7-7/+112
2025-12-04drm/i915/color: Add registers for 3D LUTChaitanya Kumar Borah1-0/+29
2025-12-04drm/i915/color: Program Plane Post CSC RegistersUma Shankar1-0/+59
2025-12-04drm/i915/color: Program Pre-CSC registersUma Shankar1-0/+61
2025-12-04drm/i915/color: Add framework to program PRE/POST CSC LUTUma Shankar3-1/+21
2025-12-04drm/i915: Add register definitions for Plane Post CSCUma Shankar1-0/+67
2025-12-04drm/i915: Add register definitions for Plane DegammaUma Shankar1-0/+48
2025-12-04drm/i915/color: Add plane CTM callback for D12 and beyondUma Shankar1-0/+98
2025-12-04drm/i915/color: Preserve sign bit when int_bits is ZeroChaitanya Kumar Borah1-0/+2
2025-12-04drm/i915/color: Add framework to program CSCChaitanya Kumar Borah4-1/+77
2025-12-04drm/i915/color: Create a transfer function color pipelineChaitanya Kumar Borah2-0/+93
2025-12-04drm/i915/color: Add helper to create intel coloropChaitanya Kumar Borah2-0/+27
2025-12-04drm/i915: Add intel_color_opChaitanya Kumar Borah3-0/+28
2025-12-04drm/i915/display: Add identifiers for driver specific blocksChaitanya Kumar Borah1-0/+8
2025-12-04Merge tag 'drm-next-2025-12-03' of https://gitlab.freedesktop.org/drm/kernelLinus Torvalds144-2384/+7504
2025-12-02Merge tag 'drm-misc-next-2025-12-01-1' of https://gitlab.freedesktop.org/drm/...Dave Airlie1-8/+1
2025-11-25drm/i915/psr: Reject async flips when selective fetch is enabledVille Syrjälä2-6/+8
2025-11-25drm/fb-helper: Allocate and release fb_info in single placeThomas Zimmermann1-8/+1
2025-11-18drm/i915/xe3: Restrict PTL intel_encoder_is_c10phy() to only PHY ADnyaneshwar Bhadane1-8/+6
2025-11-18drm/i915/display: Add definition for wcl as subplatformDnyaneshwar Bhadane2-1/+15
2025-11-18drm/pcids: Split PTL pciids group to make wcl subplatformDnyaneshwar Bhadane1-0/+1
2025-11-17drm/i915/xe3lpd: Load DMC for Xe3_LPD version 30.02Dnyaneshwar Bhadane1-3/+7
2025-11-13drm/i915/display: Add default case to mipi_exec_send_packetJonathan Cavitt1-0/+3
2025-11-13drm/i915/ltphy: include intel_display_utils.h instead of i915_utils.hJani Nikula1-1/+1
2025-11-12drm/i915/cursor: Initialize 845 vs 865 cursor size separatelyVille Syrjälä1-2/+5
2025-11-12drm/i915/cursor: Extract intel_cursor_mode_config_init()Ville Syrjälä3-11/+21
2025-11-12drm/i915: Use mode_config->cursor_width for cursor DDB allocationVille Syrjälä1-1/+2
2025-11-12drm/i915/wm: Use drm_get_format_info() in SKL+ cursor DDB allocationVille Syrjälä1-3/+9
2025-11-12drm/i915/fb: Init 'ret' in each error branch in intel_framebuffer_init()Ville Syrjälä1-1/+6
2025-11-12drm/i915: Nuke intel_plane_config.tilingVille Syrjälä4-11/+9
2025-11-12drm/i915: Populate fb->format accurately in BIOS FB readoutVille Syrjälä2-2/+4
2025-11-12drm/i915: Pass drm_format_info into plane->max_stride()Ville Syrjälä9-47/+47
2025-11-12drm/i915: Introduce intel_dumb_fb_max_stride()Ville Syrjälä3-8/+17
2025-11-12drm/i915/dp_mst: Disable Panel ReplayImre Deak1-0/+4
2025-11-11drm/i915/dpio: Use the intel_de_wait_ms() out valueVille Syrjälä1-3/+3
2025-11-11drm/i915/power: Use the intel_de_wait_ms() out valueVille Syrjälä1-3/+3
2025-11-11drm/i915/de: Replace __intel_de_wait_for_register_nowl() with intel_de_wait_f...Ville Syrjälä2-17/+16
2025-11-11drm/i915/de: Nuke wakelocks from intel_de_wait_fw_ms()Ville Syrjälä1-10/+2
2025-11-11drm/i915/de: Replace __intel_de_rmw_nowl() with intel_de_rmw_fw()Ville Syrjälä2-14/+18
2025-11-11drm/1915/dpio: Stop using intel_de_wait_fw_ms()Ville Syrjälä1-2/+2
2025-11-11drm/i915/de: Use intel_de_wait_for_{set,clear}_ms()Ville Syrjälä2-18/+18
2025-11-11drm/i915/de: Use intel_de_wait_for_{set,clear}_us()Ville Syrjälä8-59/+57
2025-11-11drm/i915/de: Introduce intel_de_wait_for_{set,clear}_us()Ville Syrjälä1-0/+14
2025-11-11drm/i915/de: Nuke intel_de_wait_custom()Ville Syrjälä1-19/+0
2025-11-11drm/i915/de: Use intel_de_wait_ms() for the obvious casesVille Syrjälä5-34/+30
2025-11-11drm/i915/de: Use intel_de_wait_us()Ville Syrjälä8-83/+67
generated by cgit