aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2025-11-10clk: renesas: r8a779a0: Add ZG Core clockNiklas Söderlund1-1/+5
2025-11-10clk: renesas: rcar-gen4: Add support for clock dividers in FRQCRBNiklas Söderlund1-2/+7
2025-11-08clk: lan966x: remove unused dt-bindings includeRobert Marko1-2/+0
2025-11-06clk: rockchip: rk3568: Drop CLK_NR_CLKS usageHeiko Stuebner1-1/+4
2025-11-02clk: microchip: mpfs: use regmap for clocksConor Dooley2-43/+186
2025-11-01clk: qcom: tcsrcc-glymur: Update register offsets for clock refsTaniya Das1-27/+27
2025-10-29clk: qcom: gcc-qcs615: Update the SDCC clock to use shared_floor_opsTaniya Das1-3/+3
2025-10-27clk: renesas: r9a09g056: Add clock and reset entries for ISPLad Prabhakar1-0/+14
2025-10-27clk: renesas: r9a09g056: Add support for PLLVDO, CRU clocks, and resetsLad Prabhakar1-0/+31
2025-10-27clk: renesas: r9a09g056: Add clocks and resets for DSI and LCDC modulesLad Prabhakar1-0/+64
2025-10-27clk: renesas: r9a09g077: Add TSU module clockCosmin Tanislav1-0/+1
2025-10-27clk: renesas: r9a09g057: Add clock and reset entries for DSI and LCDCLad Prabhakar2-0/+65
2025-10-27Merge tag 'clk-renesas-rzv2h-plldsi-tag' into renesas-clk-for-v6.19Geert Uytterhoeven2-11/+527
2025-10-27clk: renesas: rzv2h: Add support for DSI clocksLad Prabhakar2-2/+514
2025-10-27clk: renesas: rzv2h: Use GENMASK for PLL fieldsLad Prabhakar1-7/+8
2025-10-27clk: renesas: rzv2h: Add instance field to struct pllLad Prabhakar1-4/+7
2025-10-23clk: renesas: r9a09g057: Add clock and reset entries for RTCOvidiu Panait1-0/+4
2025-10-23clk: renesas: cpg-mssr: Spelling s/offets/offsets/Geert Uytterhoeven1-1/+1
2025-10-23clk: renesas: r9a09g057: Add clock and reset entries for TSUOvidiu Panait1-0/+6
2025-10-23clk: renesas: cpg-mssr: Add read-back and delay handling for RZ/T2H MSTPLad Prabhakar1-2/+13
2025-10-22clk: socfpga: agilex5: add clock driver for Agilex5Khairul Anuar Romli7-2/+736
2025-10-22clk: qcom: camcc-sm7150: Fix PLL config of PLL2Luca Weiss1-5/+1
2025-10-22clk: qcom: camcc-sm6350: Fix PLL config of PLL2Luca Weiss1-5/+1
2025-10-22clk: qcom: Add NSS clock controller driver for IPQ5424Luo Jie3-0/+1352
2025-10-22clk: qcom: gcc-ipq5424: Add gpll0_out_aux clockLuo Jie1-0/+15
2025-10-22clk: qcom: gcc-ipq5424: Enable NSS NoC clocks to use icc-clkLuo Jie1-0/+10
2025-10-22clk: qcom: gcc-ipq5424: Correct the icc_first_node_idLuo Jie1-1/+2
2025-10-22clk: qcom: gcc-glymur: Remove 85.71 MHz USB4 master clock frequencyKonrad Dybcio1-1/+0
2025-10-22clk: qcom: gcc-x1e80100: Remove 85.71 MHz USB4 master clock frequencyKonrad Dybcio1-1/+0
2025-10-22clk: qcom: gcc-sc8280xp: Remove 85.71 MHz USB4 master clock frequencyKonrad Dybcio1-1/+0
2025-10-22clk: qcom: Fix dependencies of QCS_{DISP,GPU,VIDEO}CC_615Nathan Chancellor1-0/+3
2025-10-22clk: qcom: Fix SM_VIDEOCC_6350 dependenciesNathan Chancellor1-0/+1
2025-10-22clk: qcom: gcc-glymur: Update the halt check flags for pipe clocksTaniya Das1-12/+12
2025-10-22clk: qcom: gcc-sm8750: Add a new frequency for sdcc2 clockTaniya Das1-0/+1
2025-10-22clk: qcom: dispcc-sm7150: Fix dispcc_mdss_pclk0_clk_srcJens Reidel1-1/+1
2025-10-22clk: qcom: dispcc-sm7150: Add MDSS_CORE resetJens Reidel1-0/+7
2025-10-22clk: qcom: dispcc-sm6350: Add MDSS_CORE & MDSS_RSCC resetsLuca Weiss1-0/+7
2025-10-22clk: qcom: rpmh: Define RPMH_IPA_CLK on QCS615Konrad Dybcio1-0/+1
2025-10-22clk: qcom: camcc-sm8450: Specify Titan GDSC power domain as a parent to IPE/B...Vladimir Zapolskiy1-0/+3
2025-10-22clk: qcom: camcc-sm8250: Specify Titan GDSC power domain as a parent to IPE/B...Vladimir Zapolskiy1-0/+3
2025-10-22clk: qcom: camcc-sm7150: Specify Titan GDSC power domain as a parent to IPEx ...Vladimir Zapolskiy1-0/+3
2025-10-22clk: qcom: camcc-sdm845: Specify Titan GDSC power domain as a parent to otherVladimir Zapolskiy1-0/+3
2025-10-22clk: qcom: camcc-sm6350: Specify Titan GDSC power domain as a parent to otherVladimir Zapolskiy1-0/+7
2025-10-22clk: qcom: camcc-sm8550: Specify Titan GDSC power domain as a parent to otherVladimir Zapolskiy1-0/+10
2025-10-23clk: sunxi-ng: sun55i-a523-ccu: Lower audio0 pll minimum rateChen-Yu Tsai1-1/+1
2025-10-23clk: sunxi-ng: sun55i-a523-r-ccu: Mark bus-r-dma as criticalChen-Yu Tsai1-1/+1
2025-10-22clk: sunxi-ng: Mark A523 bus-r-cpucfg clock as criticalJernej Skrabec1-1/+1
2025-10-20clk: renesas: cpg-mssr: Add module reset support for RZ/T2HLad Prabhakar1-4/+107
2025-10-20clk: samsung: add Exynos ACPM clock driverTudor Ambarus3-0/+196
2025-10-18clk: samsung: clk-pll: simplify samsung_pll_lock_wait()André Draszik1-31/+10