aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2025-10-17clk: qcom: gcc-x1e80100: Add missing USB4 clocks/resetsKonrad Dybcio1-17/+681
2025-10-14clk: renesas: r9a09g057: Add clock and reset entries for ISPDaniel Scally2-0/+16
2025-10-14clk: renesas: r9a09g047: Add clock and reset entries for USB2Tommaso Merciai1-1/+17
2025-10-14clk: renesas: Use IS_ERR() for pointers that cannot be NULLGeert Uytterhoeven3-3/+3
2025-10-14clk: renesas: cpg-lib: Remove unneeded semicolonGeert Uytterhoeven1-1/+1
2025-10-14clk: renesas: r9a09g077: Add ADC module clocksCosmin Tanislav1-0/+3
2025-10-14clk: renesas: cpg-mssr: Read back reset registers to assure values latchedMarek Vasut1-25/+21
2025-10-14clk: renesas: cpg-mssr: Add missing 1ms delay into reset toggle callbackMarek Vasut1-2/+9
2025-10-13clk: samsung: exynosautov920: add block mfc clock supportRaghav Sharma1-0/+45
2025-10-13clk: samsung: exynosautov920: add clock supportRaghav Sharma1-0/+45
2025-10-07Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds277-7550/+28960
2025-10-06Merge branch 'clk-determine-rate' into clk-nextStephen Boyd122-1193/+1519
2025-10-06Merge branches 'clk-aspeed' and 'clk-rockchip' into clk-nextStephen Boyd1-1/+1
2025-10-06Merge branches 'clk-marvell', 'clk-xilinx', 'clk-mediatek' and 'clk-loongson'...Stephen Boyd36-74/+5313
2025-10-06Merge branches 'clk-microchip', 'clk-lookup' and 'clk-st' into clk-nextStephen Boyd12-81/+2330
2025-10-06Merge branches 'clk-scmi', 'clk-qcom' and 'clk-broadcom' into clk-nextStephen Boyd37-147/+12185
2025-10-06Merge branches 'clk-imx', 'clk-allwinner' and 'clk-ti' into clk-nextStephen Boyd10-50/+554
2025-10-06Merge branches 'clk-samsung', 'clk-tegra' and 'clk-amlogic' into clk-nextStephen Boyd36-5460/+6363
2025-10-06Merge branches 'clk-bindings', 'clk-cleanup', 'clk-renesas', 'clk-thead' and ...Stephen Boyd34-546/+716
2025-10-04Merge tag 'riscv-for-linus-6.18-mw2' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds3-0/+630
2025-10-02Merge tag 'bitmap-for-6.18' of https://github.com/norov/linuxLinus Torvalds1-14/+8
2025-10-01clk: COMMON_CLK_RPMI should depend on RISCVGeert Uytterhoeven1-0/+1
2025-10-01Merge tag 'soc-drivers-6.18' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds1-27/+995
2025-10-01Merge tag 'soc-dt-6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/socLinus Torvalds1-0/+1
2025-09-30clk: microchip: core: remove duplicate roclk_determine_rate()Brian Masney1-15/+8
2025-09-25clk: Add clock driver for the RISC-V RPMI clock service groupRahul Pathak3-0/+629
2025-09-22clk: sp7021: switch to FIELD_PREP_WM16 macroNicolas Frattaroli1-14/+8
2025-09-21clk: tegra: do not overallocate memory for bpmp clocksFedor Pchelkin1-1/+1
2025-09-21clk: ep93xx: Use int type to store negative error codesQianfeng Rong1-1/+2
2025-09-21clk: nxp: Fix pll0 rate check condition in LPC18xx CGU driverAlok Tiwari1-2/+2
2025-09-21clk: loongson2: Add clock definitions for Loongson-2K0300 SoCYao Zi1-0/+46
2025-09-21clk: loongson2: Avoid hardcoding firmware name of the reference clockYao Zi1-16/+17
2025-09-21clk: loongson2: Allow zero divisors for dividersYao Zi1-1/+2
2025-09-21clk: loongson2: Support scale clocks with an alternative modeYao Zi1-3/+23
2025-09-21clk: loongson2: Allow specifying clock flags for gate clockYao Zi1-1/+15
2025-09-21clk: clocking-wizard: Fix output clock register offset for Versal platformsShubhrajyoti Datta1-1/+1
2025-09-21clk: xilinx: Optimize divisor search in clk_wzrd_get_divisors_ver()Shubhrajyoti Datta1-14/+18
2025-09-21clk: mmp: pxa1908: Instantiate power driver through auxiliary busDuje Mihanović4-1/+22
2025-09-21clk: s2mps11: add support for S2MPG10 PMIC clockAndré Draszik1-0/+8
2025-09-21clk: stm32: introduce clocks for STM32MP21 platformGabriel Fernandez4-0/+2245
2025-09-21clk: Use hashtable for global clk lookupsChen-Yu Tsai1-32/+18
2025-09-21clk: Sort include statementsChen-Yu Tsai1-8/+8
2025-09-21clk: st: flexgen: remove unused compatibleRaphael Gallais-Pou1-80/+0
2025-09-21clk: mediatek: Add MT8196 vencsys clock supportLaura Nao3-0/+244
2025-09-21clk: mediatek: Add MT8196 vdecsys clock supportLaura Nao3-0/+261
2025-09-21clk: mediatek: Add MT8196 ovl1 clock supportLaura Nao2-1/+155
2025-09-21clk: mediatek: Add MT8196 ovl0 clock supportLaura Nao2-1/+156
2025-09-21clk: mediatek: Add MT8196 disp-ao clock supportLaura Nao2-1/+81
2025-09-21clk: mediatek: Add MT8196 disp1 clock supportLaura Nao2-1/+171
2025-09-21clk: mediatek: Add MT8196 disp0 clock supportLaura Nao3-0/+178