aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2025-11-03drm/panthor: call into devfreq for current frequencyNicolas Frattaroli4-8/+31
2025-11-03drm/panthor: attach the driver's multiple power domainsRain Yang1-0/+16
2025-11-03drm/panthor: Fix UAF on kernel BO VA nodesBoris Brezillon1-11/+3
2025-11-03drm/panthor: Fix race with suspend during unplugKetil Johnsen1-2/+2
2025-11-03drm/panthor: disable async work during unplugKetil Johnsen3-5/+4
2025-11-03drm/panthor: Fix UAF race between device unplug and FW event processingKetil Johnsen1-0/+1
2025-11-03drm/panthor: Fix group_free_queue() for partially initialized queuesBoris Brezillon1-1/+2
2025-11-03drm/panthor: Handle errors returned by drm_sched_entity_init()Boris Brezillon1-0/+2
2025-11-03drm/rockchip: include drm_print.h where neededJani Nikula1-0/+1
2025-11-03drm/renesas: include drm_print.h where neededJani Nikula1-0/+1
2025-11-03drm/imagination: Optionally depend on POWER_SEQUENCINGMatt Coster1-0/+1
2025-11-03drm/bridge: synopsys: dw-dp: add bridge before attachingLuca Ceresoli1-0/+2
2025-11-03drm/bridge: add warning for bridges using neither devm_drm_bridge_alloc() nor...Luca Ceresoli1-0/+3
2025-11-03drm/bridge: add warning for bridges attached without being addedLuca Ceresoli1-0/+3
2025-11-03drm/bridge: document that adding a bridge is mandatory before attachLuca Ceresoli1-0/+3
2025-11-03drm/sti: hdmi: add bridge before attachingLuca Ceresoli1-0/+2
2025-11-03drm/sti: hda: add bridge before attachingLuca Ceresoli1-0/+5
2025-11-03drm/display: bridge_connector: get/put the panel_bridgeLuca Ceresoli1-3/+5
2025-11-03drm/display: bridge_connector: get/put the stored bridgesLuca Ceresoli1-13/+39
2025-11-03Revert "drm/display: bridge_connector: get/put the stored bridges"Luca Ceresoli1-78/+36
2025-11-03drm/xe/display: Use display parent interface for xe runtime pmJouni Högander2-65/+1
2025-11-03drm/i915/display: Use display parent interface for i915 runtime pmJouni Högander1-20/+13
2025-11-03drm/xe/display: Runtime pm wrappers for display parent interfaceJouni Högander3-0/+79
2025-11-03drm/i915/display: Runtime pm wrappers for display parent interfaceJouni Högander3-0/+81
2025-11-03drm/{i915, xe}/display: pass parent interface to display probeJani Nikula7-5/+31
2025-11-02drm/xe: Inline gt_reset in the workerLucas De Marchi1-18/+11
2025-11-01drm/mediatek: Add pm_runtime support for GCE power controlJason-JH Lin1-0/+7
2025-11-01drm/mediatek: Disable AFBC support on Mediatek DRM driverAriel D'Alessandro1-23/+1
2025-11-01Merge remote-tracking branch 'drm/drm-next' into msm-next-robclarkRob Clark1864-35618/+100495
2025-11-01drm/i915/ltphy: Modify the step that need to be skippedSuraj Kandpal1-30/+33
2025-11-01drm/i915/display: Aux Enable and Display powerwell timeoutsSuraj Kandpal1-2/+20
2025-11-01drm/i915/ltphy: Define LT PHY PLL state verify functionSuraj Kandpal4-1/+63
2025-11-01drm/i915/ltphy: Define function to readout LT Phy PLL stateSuraj Kandpal3-0/+50
2025-11-01drm/i915/ltphy: Define the LT Phy state compare functionSuraj Kandpal3-1/+68
2025-11-01drm/i915/ltphy: Enable/Disable Tx after Non TBT Enable sequenceSuraj Kandpal2-0/+91
2025-11-01drm/i915/ltphy: Program LT Phy Voltage SwingSuraj Kandpal4-3/+88
2025-11-01drm/i915/ddi: Define LT Phy Swing tablesSuraj Kandpal2-1/+89
2025-11-01drm/i915/ltphy: Hook up LT Phy Enable & Disable sequencesSuraj Kandpal5-4/+37
2025-11-01drm/i915/ltphy: Program LT Phy Non-TBT PLL disable sequenceSuraj Kandpal3-0/+80
2025-11-01drm/i915/ltphy: Program the rest of the LT Phy Enable sequenceSuraj Kandpal3-2/+32
2025-11-01drm/i915/ltphy: Program the rest of the PORT_CLOCK_CTL stepsSuraj Kandpal2-0/+26
2025-11-01drm/i915/ltphy: Program the P2P Transaction flow for LT PhySuraj Kandpal5-5/+143
2025-11-01drm/i915/ltphy: Add function to calculate LT PHY port clockSuraj Kandpal3-0/+97
2025-11-01drm/i915/ltphy: Enable SSC during port clock programmingSuraj Kandpal1-0/+26
2025-11-01drm/i915/ltphy: Update the ltpll config table value for eDPSuraj Kandpal1-0/+4
2025-11-01drm/i915/ltphy: Program the VDR PLL registers for LT PHYSuraj Kandpal3-5/+45
2025-11-01drm/i915/ltphy: Add LT Phy Programming recipe tablesSuraj Kandpal4-1/+1036
2025-11-01drm/i915/ltphy: Read PHY_VDR_0_CONFIG registerSuraj Kandpal3-25/+123
2025-11-01drm/i915/ltphy: Add a wrapper for LT Phy powerdown change sequenceSuraj Kandpal3-3/+18
2025-11-01drm/i915/ltphy: Program sequence for PORT_CLOCK_CTL for LT PhySuraj Kandpal2-0/+38
generated by cgit