index
:
linux.git
arm64-uaccess
dependabot/pip/drivers/gpu/drm/ci/xfails/certifi-2024.7.4
dependabot/pip/drivers/gpu/drm/ci/xfails/idna-3.7
dependabot/pip/drivers/gpu/drm/ci/xfails/pip-23.3
dependabot/pip/drivers/gpu/drm/ci/xfails/requests-2.32.2
dependabot/pip/drivers/gpu/drm/ci/xfails/setuptools-70.0.0
dependabot/pip/drivers/gpu/drm/ci/xfails/urllib3-2.0.7
dependabot/pip/drivers/gpu/drm/ci/xfails/urllib3-2.2.2
link_path_walk
master
runtime-constants
vsnprintf
word-at-a-time
x86-rep-insns
x86-uaccess-cleanup
upstream/master
Unnamed repository; edit this file 'description' to name the repository.
git
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
rockchip
Age
Commit message (
Expand
)
Author
Files
Lines
2025-12-08
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
10
-1
/
+2960
2025-11-23
clk: rockchip: Add clock and reset driver for RK3506
Elaine Zhang
5
-0
/
+1116
2025-11-20
clk: rockchip: Add clock controller for the RV1126B
Elaine Zhang
5
-0
/
+1636
2025-11-20
clk: rockchip: Implement rockchip_clk_register_armclk_multi_pll()
Elaine Zhang
3
-0
/
+204
2025-11-14
syscore: Pass context data to callbacks
Thierry Reding
1
-4
/
+8
2025-11-06
clk: rockchip: rk3568: Drop CLK_NR_CLKS usage
Heiko Stuebner
1
-1
/
+4
2025-10-06
Merge branch 'clk-determine-rate' into clk-next
Stephen Boyd
3
-20
/
+28
2025-09-08
clk: rockchip: pll: convert from round_rate() to determine_rate()
Brian Masney
1
-9
/
+14
2025-09-08
clk: rockchip: ddr: convert from round_rate() to determine_rate()
Brian Masney
1
-6
/
+7
2025-09-08
clk: rockchip: half-divider: convert from round_rate() to determine_rate()
Brian Masney
1
-5
/
+7
2025-09-03
clk: rockchip: rk3368: use clock ids for SCLK_MIPIDSI_24M
WeiHao Li
1
-1
/
+1
2025-07-29
Merge branches 'clk-rockchip', 'clk-thead', 'clk-microchip', 'clk-imx' and 'c...
Stephen Boyd
1
-0
/
+1
2025-07-26
clk: Fix typos
Bjorn Helgaas
4
-7
/
+7
2025-07-10
clk: rockchip: rk3568: Add PLL rate for 132MHz
Andy Yan
1
-0
/
+1
2025-05-30
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
14
-49
/
+373
2025-05-15
clk: rockchip: rk3528: add slab.h header include
Heiko Stuebner
1
-0
/
+1
2025-05-15
clk: rockchip: rk3576: add missing slab.h include
Heiko Stuebner
1
-0
/
+1
2025-05-13
clk: rockchip: rename gate-grf clk file
Heiko Stuebner
2
-1
/
+1
2025-05-13
clk: rockchip: rename branch_muxgrf to branch_grf_mux
Heiko Stuebner
2
-4
/
+4
2025-05-10
clk: rockchip: Pass NULL as reg pointer when registering GRF MMC clocks
Yao Zi
1
-1
/
+1
2025-05-08
clk: rockchip: rk3036: mark ddrphy as critical
Heiko Stuebner
1
-0
/
+1
2025-05-08
clk: rockchip: rk3036: fix implementation of usb480m clock mux
Heiko Stuebner
1
-6
/
+4
2025-05-08
clk: rockchip: rk3528: Add SD/SDIO tuning clocks in GRF region
Yao Zi
2
-6
/
+81
2025-05-08
clk: rockchip: Support MMC clocks in GRF region
Yao Zi
3
-7
/
+50
2025-05-05
clk: rockchip: add GATE_GRFs for SAI MCLKOUT to rk3576
Nicolas Frattaroli
1
-0
/
+27
2025-05-05
clk: rockchip: introduce GRF gates
Nicolas Frattaroli
4
-1
/
+134
2025-05-05
clk: rockchip: introduce auxiliary GRFs
Nicolas Frattaroli
7
-18
/
+72
2025-04-26
clk: rockchip: rk3568: Add PLL rate for 33.3MHz
Vasily Khoruzhick
1
-0
/
+1
2025-04-26
clk: rockchip: rk3576: define clk_otp_phy_g
Heiko Stuebner
1
-0
/
+2
2025-04-10
clk: rockchip: Drop empty init callback for rk3588 PLL type
Yao Zi
1
-11
/
+0
2025-04-10
clk: rockchip: rk3588: Add PLL rate for 1500 MHz
Alexander Shiyan
1
-0
/
+1
2025-03-02
clk: rockchip: Add clock controller for the RK3562
Finley Xiao
5
-0
/
+1578
2025-02-27
clk: rockchip: rk3528: Add reset lookup table
Jonas Karlman
4
-1
/
+310
2025-02-26
clk: rockchip: Add clock controller driver for RK3528 SoC
Yao Zi
4
-0
/
+1142
2025-02-26
clk: rockchip: Add PLL flag ROCKCHIP_PLL_FIXED_MODE
Yao Zi
2
-4
/
+8
2025-02-26
clk: rockchip: rk3328: fix wrong clk_ref_usb3otg parent
Peter Geis
1
-1
/
+1
2025-02-26
clk: rockchip: rk3568: mark hclk_vi as critical
Michael Riesch
1
-0
/
+1
2025-02-26
clk: rockchip: rk3188: use PCLK_CIF0/1 clock IDs on RK3066
Val Packett
1
-2
/
+2
2025-01-09
clk: rockchip: rk3588: make refclko25m_ethX critical
Heiko Stuebner
1
-2
/
+2
2025-01-09
clk: rockchip: rk3588: drop RK3588_LINKED_CLK
Sebastian Reichel
1
-15
/
+12
2025-01-09
clk: rockchip: implement linked gate clock support
Sebastian Reichel
5
-21
/
+165
2025-01-09
clk: rockchip: expose rockchip_clk_set_lookup
Sebastian Reichel
2
-10
/
+16
2025-01-09
clk: rockchip: rk3588: register GATE_LINK later
Sebastian Reichel
1
-8
/
+58
2025-01-09
clk: rockchip: support clocks registered late
Sebastian Reichel
2
-4
/
+35
2024-10-09
clk: rockchip: fix finding of maximum clock ID
Yao Zi
1
-1
/
+1
2024-09-09
clk: rockchip: remove unused mclk_pdm0_p/pdm0_p definitions
Arnd Bergmann
1
-2
/
+0
2024-08-30
clk: rockchip: fix error for unknown clocks
Sebastian Reichel
1
-1
/
+2
2024-08-30
clk: rockchip: rk3588: drop unused code
Sebastian Reichel
1
-40
/
+0
2024-08-29
clk: rockchip: Add clock controller for the RK3576
Elaine Zhang
5
-0
/
+2532
2024-08-29
clk: rockchip: Add new pll type pll_rk3588_ddr
Elaine Zhang
2
-1
/
+6
[next]