aboutsummaryrefslogtreecommitdiff
path: root/arch/x86/kernel/cpu/mce
AgeCommit message (Expand)AuthorFilesLines
13 daysMerge tag 'x86-cpu-2026-06-14' of gitolite.kernel.org:pub/scm/linux/kernel/gi...Linus Torvalds2-0/+2
13 daysMerge tag 'x86-msr-2026-06-14' of gitolite.kernel.org:pub/scm/linux/kernel/gi...Linus Torvalds2-7/+7
13 daysMerge tag 'irq-core-2026-06-13' of gitolite.kernel.org:pub/scm/linux/kernel/g...Linus Torvalds3-8/+4
2026-06-08x86/msr: Switch wrmsr_on_cpu() users to wrmsrq_on_cpu()Juergen Gross1-1/+1
2026-06-08x86/msr: Switch rdmsr_on_cpu() users to rdmsrq_on_cpu()Juergen Gross2-7/+7
2026-05-26x86/irq: Make irqstats array basedThomas Gleixner3-8/+4
2026-05-13x86/mce: Restore MCA polling interval halvingBorislav Petkov (AMD)1-28/+5
2026-05-06treewide: Explicitly include the x86 CPUID headersAhmed S. Darwish2-0/+2
2026-04-14Merge tag 'ras_core_for_v7.1_rc1' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds1-67/+69
2026-04-14Merge tag 'x86-cleanups-2026-04-13' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-3/+3
2026-04-05x86/mce/amd: Filter bogus hardware errors on Zen3 clientsYazen Ghannam1-0/+8
2026-04-04x86/apic: Drop AMD Extended Interrupt LVT macrosNaveen N Rao (AMD)1-3/+3
2026-03-18x86/mce/amd: Check SMCA feature bit before accessing SMCA MSRsWilliam Roche1-6/+11
2026-03-11x86/mce, EDAC/mce_amd: Add new SMCA bank typesYazen Ghannam1-0/+21
2026-03-11x86/mce, EDAC/mce_amd: Update CS bank type namingYazen Ghannam1-1/+1
2026-03-11x86/mce, EDAC/mce_amd: Reorder SMCA bank type enumsYazen Ghannam1-67/+48
2026-02-21Convert 'alloc_flex' family to use the new default GFP_KERNEL argumentLinus Torvalds1-1/+1
2026-02-21Convert 'alloc_obj' family to use the new default GFP_KERNEL argumentLinus Torvalds2-4/+4
2026-02-21treewide: Replace kmalloc with kmalloc_obj for non-scalar typesKees Cook3-5/+5
2025-12-06Merge tag 'mm-nonmm-stable-2025-12-06-11-14' of git://git.kernel.org/pub/scm/...Linus Torvalds1-0/+4
2025-12-05Merge tag 'soc-drivers-6.19' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds1-5/+9
2025-11-27vmcoreinfo: track and log recoverable hardware errorsBreno Leitao1-0/+4
2025-11-21x86/mce: Handle AMD threshold interrupt stormsSmita Koralahalli3-0/+10
2025-11-21x86/mce: Do not clear bank's poll bit in mce_poll_banks on AMD SMCA systemsAvadhut Naik1-1/+2
2025-11-21x86/mce: Add support for physical address valid bitAvadhut Naik1-3/+13
2025-11-21x86/mce: Save and use APEI corrected threshold limitYazen Ghannam3-2/+31
2025-11-14syscore: Pass context data to callbacksThierry Reding1-5/+9
2025-11-05x86/mce/amd: Define threshold restart function for banksYazen Ghannam1-18/+19
2025-11-05x86/mce/amd: Remove redundant reset_block()Yazen Ghannam1-21/+7
2025-11-05x86/mce/amd: Support SMCA Corrected Error InterruptYazen Ghannam1-0/+17
2025-11-05x86/mce/amd: Enable interrupt vectors once per-CPU on SMCA systemsYazen Ghannam1-68/+53
2025-11-05x86/mce: Unify AMD DFR handler with MCA PollingYazen Ghannam2-99/+43
2025-11-05x86/mce: Unify AMD THR handler with MCA PollingYazen Ghannam1-28/+23
2025-09-11x86/mce: Add a clear_bank() helperYazen Ghannam3-5/+18
2025-09-11x86/mce: Move machine_check_poll() status checks to helper functionsYazen Ghannam1-40/+48
2025-09-11x86/mce: Separate global and per-CPU quirksYazen Ghannam3-62/+65
2025-09-11x86/mce: Do 'UNKNOWN' vendor check earlyYazen Ghannam1-10/+8
2025-09-11x86/mce: Define BSP-only SMCA initYazen Ghannam3-0/+11
2025-09-11x86/mce: Define BSP-only initYazen Ghannam2-10/+21
2025-09-11x86/mce: Set CR4.MCE last during initYazen Ghannam1-2/+3
2025-09-05x86/mce: Remove __mcheck_cpu_init_early()Yazen Ghannam2-14/+4
2025-09-05x86/mce: Cleanup bank processing on initBorislav Petkov1-45/+18
2025-09-05x86/mce/amd: Put list_head in threshold_bankYazen Ghannam1-31/+12
2025-09-05x86/mce/amd: Remove smca_banks_mapYazen Ghannam1-41/+9
2025-09-05x86/mce/amd: Remove return value for mce_threshold_{create,remove}_device()Yazen Ghannam2-12/+14
2025-09-05x86/mce/amd: Rename threshold restart functionYazen Ghannam1-6/+6
2025-06-28x86/mce: Make sure CMCI banks are cleared during shutdown on IntelJP Kobryn1-0/+1
2025-06-27x86/mce/amd: Fix threshold limit resetYazen Ghannam1-8/+7
2025-06-27x86/mce/amd: Add default names for MCA banks and blocksYazen Ghannam1-3/+10
2025-06-27x86/mce: Ensure user polling settings are honored when restarting timerYazen Ghannam1-6/+10
generated by cgit