aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/include
AgeCommit message (Expand)AuthorFilesLines
2025-07-28bugs/riscv: Pass in 'cond_str' to __BUG_FLAGS()Ingo Molnar1-4/+4
2025-07-24mm: remove arch_flush_tlb_batched_pending() arch helperRyan Roberts1-1/+0
2025-07-23RISC-V: KVM: add SBI extension reset callbackClément Léger2-1/+3
2025-07-23RISC-V: KVM: add SBI extension init()/deinit() functionsClément Léger1-0/+9
2025-07-23riscv/bug: Add ARCH_WARN_ASM macro for BUG/WARN asm code sharing with RustFUJITA Tomonori1-14/+21
2025-07-18Merge tag 'riscv-for-linus-6.16-rc7' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds1-2/+2
2025-07-16riscv: uaccess: Fix -Wuninitialized and -Wshadow in __put_user_nocheckNathan Chancellor1-2/+2
2025-07-11RISC-V: KVM: Move HGEI[E|P] CSR access to IMSIC virtualizationAnup Patel2-1/+6
2025-07-09mm: remove devmap related functions and page table bitsAlistair Popple3-39/+0
2025-06-27Merge tag 'riscv-for-linus-5.16-rc4' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds5-10/+10
2025-06-26riscv: Helper to parse hart indexVladimir Kondratiev1-0/+2
2025-06-23Revert "riscv: Define TASK_SIZE_MAX for __access_ok()"Nam Cao1-1/+0
2025-06-13bugs/core: Extend __WARN_FLAGS() with the 'cond_str' parameterIngo Molnar1-1/+1
2025-06-12RISC-V: uaccess: Wrap the get_user_8 uaccess macroPalmer Dabbelt1-1/+2
2025-06-12Merge tag 'riscv-fixes-6.16-rc1' of ssh://gitolite.kernel.org/pub/scm/linux/k...Palmer Dabbelt2-7/+7
2025-06-12RISC-V: vDSO: Correct inline assembly constraints in the getrandom syscall wr...Xi Ruoyao1-1/+1
2025-06-12riscv: vector: Fix context save/restore with xtheadvectorHan Gao1-6/+6
2025-06-11mm: pgtable: fix pte_swp_exclusiveMagnus Lindholm1-1/+1
2025-06-10riscv: fix runtime constant support for nommu kernelsCharles Mirabile1-1/+1
2025-06-06Merge tag 'riscv-for-linus-6.16-mw1' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds24-99/+577
2025-06-05Merge patch series "riscv: add SBI FWFT misaligned exception delegation support"Palmer Dabbelt2-2/+72
2025-06-05Merge patch series "riscv: misaligned: fix misaligned accesses handling in pu...Palmer Dabbelt2-27/+23
2025-06-05riscv: uaccess: Only restore the CSR_STATUS SUM bitCyril Bur1-1/+1
2025-06-05Merge tag 'riscv-mw2-6.16-rc1' of ssh://gitolite.kernel.org/pub/scm/linux/ker...Palmer Dabbelt2-5/+40
2025-06-05RISC-V: vDSO: Wire up getrandom() vDSO implementationXi Ruoyao1-0/+30
2025-06-05Merge tag 'riscv-mw1-6.16-rc1' of ssh://gitolite.kernel.org/pub/scm/linux/ker...Palmer Dabbelt18-62/+279
2025-06-05Merge patch series "riscv: Add Zicbop & prefetchw support"Alexandre Ghiti6-7/+95
2025-06-05riscv: uaccess: do not do misaligned accesses in get/put_user()Clément Léger1-5/+18
2025-06-05riscv: make unsafe user copy routines use existing assembly routinesAlexandre Ghiti2-26/+9
2025-06-05riscv: hwprobe: export Zabha extensionAlexandre Ghiti1-0/+1
2025-06-05riscv: Make regs_irqs_disabled() more clearTiezhu Yang1-1/+1
2025-06-05Merge patch series "riscv: kexec_file: Support loading Image binary file"Palmer Dabbelt2-0/+8
2025-06-05Merge patch series "riscv: ftrace: atmoic patching and preempt improvements"Alexandre Ghiti3-30/+59
2025-06-05riscv: Add support for PUD THPAlexandre Ghiti3-2/+102
2025-06-05riscv: xchg: Prefetch the destination word for sc.wGuo Ren1-1/+3
2025-06-05riscv: Add ARCH_HAS_PREFETCH[W] support with ZicbopGuo Ren1-0/+24
2025-06-05riscv: Add support for ZicbopAlexandre Ghiti5-6/+8
2025-06-05riscv: Introduce Zicbop instructionsAlexandre Ghiti1-0/+60
2025-06-05riscv: kexec_file: Support loading Image binary fileSong Shuai2-0/+3
2025-06-05riscv: kexec_file: Split the loading of kernel and othersSong Shuai1-0/+5
2025-06-05riscv: ftrace: support direct call using call_opsAndy Chiu1-0/+6
2025-06-05riscv: vector: Support calling schedule() for preemptible VectorAndy Chiu2-3/+24
2025-06-05riscv: ftrace: prepare ftrace for atomic code patchingAndy Chiu1-27/+22
2025-06-05riscv: ftrace: support fastcc in Clang for WITH_ARGSAndy Chiu1-0/+7
2025-06-04riscv: misaligned: add a function to check misalign trap delegabilityClément Léger1-0/+6
2025-06-04riscv: misaligned: declare misaligned_access_speed under CONFIG_RISCV_MISALIGNEDClément Léger1-1/+4
2025-06-04riscv: misaligned: request misaligned exception from SBIClément Léger1-1/+2
2025-06-04riscv: sbi: add FWFT extension interfaceClément Léger1-0/+17
2025-06-04riscv: sbi: add new SBI error mappingsClément Léger1-0/+10
2025-06-04riscv: sbi: add Firmware Feature (FWFT) SBI extensions definitionsClément Léger1-0/+33